

# VLSI DESIGN RULES

(From *Physical Design of CMOS Integrated Circuits Using L-EDIT*, John P. Uyemura)


$l = 1\mu m$

## MINIMUM WIDTH AND SPACING RULES

LAYER	TYPE OF RULE	VALUE
POLY	Minimum Width	$2\lambda$
	Minimum Spacing	$2\lambda$
ACTIVE	Minimum Width	$3\lambda$
	Minimum Spacing	$3\lambda$
NSELECT	Minimum Width	$3\lambda$
	Minimum Spacing	$3\lambda$
PSELECT	Minimum Width	$3\lambda$
	Minimum Spacing	$3\lambda$
METAL1	Minimum Width	$3\lambda$
	Minimum Spacing	$3\lambda$

## MOSFET LAYOUT RULES

RULE	MEANING	VALUE
POLY Overlap	Minimum extension over ACTIVE	$2\lambda$
POLY-ACTIVE	Minimum Spacing	$1\lambda$
MOSFET Width	Minimum N+/P+ MOSFET W	$3\lambda$
ACTIVE CONTACT	Exact Size	$2\lambda \times 2\lambda$
	Minimum Space to ACTIVE Edge	$2\lambda$
POLY CONTACT	Exact Size	$2\lambda \times 2\lambda$
	Minimum Space to POLY Edge	$2\lambda$




# SCNA DESIGN RULE SET

## (Scalable CMOS N-well Analog)



### 1.0 NWELL

- 1.1 Minimum Width. . . . . 10
- 1.3 Minimum Spacing . . . . . 6



### 2.0 ACTIVE (N+, P+)



- 2.1 Minimum Width. . . . . 3
- 2.2 Minimum Spacing . . . . . 3
- 2.3 Drain/Source ACTIVE to NWELL
  - 2.3a P+ ACTIVE to NWELL . . 5
  - 2.3b N+ ACTIVE to NWELL. . . 5
- 2.4 CONTACT to NWELL EDGE
  - 2.4a P+ in SUB to NWELL. . . 3
  - 2.4b N+ in WELL to NWELL. . . 3



N+ = (NSELECT) AND (ACTIVE)  
 P+ = (PSELECT) AND (ACTIVE)

### 3.0 POLY

- 3.1 Minimum Width. . . . . 2
- 3.2 Minimum Spacing . . . . . 2
- 3.3 Gate Extension out of ACTIVE. . 2
- 3.4 Extension (MOSFET)
  - 3.4a nMOSFET Drain/Source . . 3
  - 3.4b pMOSFET Drain/Source . . 3
- 3.5 POLY to ACTIVE Spacing . . . 1



N+ = (NSELECT) AND (ACTIVE)  
 P+ = (PSELECT) AND (ACTIVE)

4.0 NSELECT and PSELECT

4.2 ACTIVE - SELECT Spacing

4.2a ACTIVE in SELECT . . . 2

4.2b ACTIVE in SELECT to ACTIVE in next SELECT . 2

4.4 Minimum Dimensions

4.4a NSELECT Minimum Width 2


4.4b PSELECT Minimum Width 2

4.4c NSELeCT Minimum Space 2

4.4d PSELECT Minimum Space 2

4.5 PSELECT overlap of NSELECT . 0

NSELECT or PSELECT




5.0 POLY CONTACT

5.1 Exact Size . . . . . 2 x 2

5.2 Field Poly Overlap of POLY CONTACT. . . . . 2

5.3 Spacing . . . . . 2




6.0 ACTIVE CONTACT

6.1 Minimum Width. . . . . 2

6.2 Field Poly Overlap of POLY CONTACT. . . . . 2

6.3 Spacing . . . . . 2



7.0 METAL 1




7.1 Minimum Width. . . . . 3

7.2 Minimum Spacing . . . . . 3

7.3 Overlap of POLY CONTACT . . 1

7.4 Overlap of ACTIVE CONTACT . 1


METAL 1 METAL 1



8.0 VIA

- 8.1 Exact Size . . . . . 2 x 2
- 8.2 VIA to VIA Spacing . . . . . 3
- 8.3 METAL 1 Overlap of VIA. . . . . 1
- 8.4 VIA Spacing
  - 8.4a VIA to POLY . . . . . 2
  - 8.4b VIA (on POLY) to POLY. . . . . 2
  - 8.4c VIA to ACTIVE . . . . . 2
  - 8.4d VIA (on ACTIVE) to POLY. . . . . 2

METAL 1



VIA

9.0 METAL 2

- 9.1 Minimum Width. . . . . 3
- 9.2 Minimum Spacing . . . . . 4
- 9.3 Overlap of VIA . . . . . 4

METAL 2

METAL 2

